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Array Size 
Pixel Size 
Tech nolo g y 
Maximum Clock Rate 
Minimum Clock Rate 
Maximum Pixel Rate 
Maximum Integration Delay 
256 x 256 
20.4 u m  
1.2 p m  n-well CMOS ( HP ) 
10 MHz 
none 
2.5 MHz 
1 6 x I 09 clock periods 
or 1600 secs at 10 MHz 
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the MOS device, for example, requires large clock swings, 
AV, of the order of 5-15 V to achieve high charge transfer 
efficiency. The clock drive electronics dissipation is propor- 
tional to CAV’f, and hence becomes large. In addition, the 
need for various CCD clocking voltages (e.g. 7 or more 
different voltage levels) leads to numerous power supplies 
with their attendant inefficiencies in conversion. 
Signal chain electronics that perform correlated double 
sampling (“CDS”) for noise reduction and amplification, 
and especially analog to digital converters (ADC), also 
dissipate significant power. 
The inventors also noted other inefficiencies in imaging 
systems. These inefficiencies included fill factor 
inefficiencies, fixed pattern noise, clock pick up, temporal 
noise and large pixel size. 
Active pixel sensors, such as described in U.S. Pat. No. 
5,471,515, the disclosure of which is incorporated by ref- 
erence herein, use special techniques to integrate both the 
photodetector and the readout amplifier into the pixel area or 
adjacent the pixel area. This allows the signal indicative of 
the pixel to be read out directly. These techniques have 
enabled use of a logic family whose fabrication processes 
are compatible with CMOS. This has enabled the controlling 
circuitry to be made from CMOS or some other low power- 
dissipating logic family. 
The inventors of the present invention have recognized 
techniques and special efficiencies that are obtained by 
specialized support electronics that are integrated onto the 
same substrate as the photosensitive element. Aspects of the 
present invention include integration, timing, control 
electronics, signal chain electronics, A/D conversion, and 
other important control systems integrated on the same 
substrate as the photosensitive element. 
It is hence an object of the present invention to provide for 
the integration of an entire imaging system on a chip. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a basic block diagram of a CMOS active 
FIG. 2 shows a graph of typical APS quantum efficiency; 
FIG. 3 shows the block diagram of the overall chip 
FIGS. 4A and 4B show the timing diagrams for photogate 
FIG. 5 shows a schematic of the active pixel sensor unit 
FIG. 6 shows a timing diagram for setup and readout; 
FIG. 7 shows a drawing of an actual layout of the pixel 
FIG. 8 shows a block diagram of a CMOS APS chip; and 
FIG. 9 shows an exemplary pixel layout. 
pixel circuit; 
including drivers and controlling structures; 
operation and photodiode operation, respectively; 
cell and readout circuitry; 
and control circuitry; 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
An active pixel sensor is herewith described with refer- 
ence to FIGS. 1-4. 
A block diagram of a CMOS active pixel circuit is shown 
in FIG. 1.  The device has a pixel circuit 150, and a column 
circuit 155. 
Incident photons pass through the photogate (“PG’) 100 
in the pixel circuit 150 and generate electrons which are 
integrated and stored under PG 100. A number of the pixel 
circuits are arranged in each row of the circuit. One of the 
1 
SINGLE SUBSTRATE CAMERA DEVICE 
WITH CMOS IMAGE SENSOR 
This is a continuation of U.S. application Ser. No. 
081188,132, filed Jan. 28, 1994 U.S. Pat. No. 5,471,515; 
provisional application Ser. No. 601010,678, filed Jan. 26, 
1996; and, Ser. No. 081789,608, filed Jan. 24,1997 U.S. Pat. 
No. 5,841,126. 
ORIGIN 
The invention described herein was made in performance 
of work under NASA contract and is subject to the provi- 
sions of Public Law 96-517 (35 USC 202) in which the 
contractor has elected to retain title. 
FIELD OF THE INVENTION 
The present invention relates to a single chip imaging 
sensor. 
BACKGROUND AND SUMMARY OF THE 
INVENTION 
Imaging technology is the science of converting an image 
to a signal indicative thereof. Imaging systems have broad 
applications in many fields, including commercial, 
consumer, industrial, medical, defense and scientific mar- 
kets. 
The original image sensors included an array of photo- 
sensitive elements in series with switching elements. Each 
photosensitive element received an image of a portion of the 
scene being imaged. That portion is called a picture element 
or pixel. The image obtaining elements produce an electrical 
signal indicative of the image plus a noise component. 
Various techniques have been used in the art to minimize the 
noise, to thereby produce an output signal that closely 
follows the image. 
Size minimization is also important. The development of 
the solid state charge coupled device (“CCD”) in the early 
1970’s led to more compact image systems. CCDs use a 
process of repeated lateral transfer of charge in an MOS 
electrode-based analog shift register. Photo-generated signal 
electrons are read after they are shifted into appropriate 
positions. However, the shifting process requires high fidel- 
ity and low loss. A specialized semiconductor fabrication 
process was used to obtain these characteristics. 
CCDs are mostly capacitive devices and hence dissipate 
very little power. The major power dissipation in a CCD 
system is from the support electronics. One reason for this 
problem is because of the realities of forming a CCD system. 
The specialized semiconductor fabrication process 
alluded to above is not generally CMOS compatible. Hence, 
the support circuitry for such a CCD has been formed using 
control electronics which were not generally CMOS com- 
patible. The control electronics have dissipated an inordinate 
percentage of the power in such imaging devices. For 
example, CCD-based camcorder imaging systems typically 
operate for an hour on an 1800 mA-hr 6 V NiCad recharge- 
able battery, corresponding to 10.8 W of power consump- 
tion. Approximately 8 watts of this is dissipated in the 
imaging system. The rest is used by the tape recording 
system, display, and autofocus servos. 
Space-based imaging systems often have similar prob- 
lems. The space based systems operate at lower pixel rates, 
but with a lower degree of integration, and typically dissi- 
pate 20 watts or more. 
The CCD has many characteristics which cause it to act 
like a chip-sized MOS capacitor. The large capacitance of 
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rows is selected for readout by enabling the row selection is shown in FIG. 2. The inventors noticed from this that the 
transistor 102 (“RS”). quantum efficiency reflects significant responsivity in the 
In the preferred embodiment, the floating diffusion output “dead’’ Part of the Pixel; the Part containing the readout 
node 104 (“FD”) is first reset by pulsing reset transistor circuitry rather than the photogate collector. The responsive- 
~‘RsT’) 106, The voltage on FD 104 is read out s ness was measured by intra-pixel laser spot scanning. 
from the pixel circuitry onto the column bus 112 using the The inventors postulate the following reason. The tran- 
follower 110 within the pixel, The voltage on the sistor gate and channel absorb photons with short absorption 
column bus 112 is sampled onto a first holding capacitor 114 lengths 6.e. bluekreen). However, longer wavelength Pho- 
by pulsing transistor SHR 116. This initial charge is used as tons Penetrate through these regions. The subsequently- 
the baseline. i o  generated carriers diffuse laterally and are subsequently 
The signal charge is then transferred to FD 104 by pulsing 
PG 100 low. The voltage on FD 104 drops in proportion to 
the number of photoe~ectrons and the capacitance of FD, achieves quantum efficiencies that peak between 30%-35% 
The new voltage on the column bus 112 is sampled onto a in the red and near infrared. Microlenses are preferably 
second capacitor 118 by pulsing SHR 120, The difference IS added to refract photoelectrons from the dead part to a live 
between the voltages on first capacitor 114 and second part and hence improve quantum efficiency. 
capacitor 118 is therefore indicative of the number of An important feature of the system described herein is the 
photoe~ectrons that were allowed to enter the floating dif- integration of on-chip timing and control circuits within the 
same substrate that houses the pixel array and the signal fusion. 
20 chain electronics. A block diagram of the chip architecture 
is shown in FIG. 3. The capacitors 114, 118 are preferably 1-4 pf capacitors. 
and sampled onto capacitor at the bottom of their respective are as described above, ne digital outputs include FRAME 
takes 1-10 p e c ,  and preferably occurs during the so-called 25 digital signals, as described herein, 
horizontal blanking interval of a video image. The chip includes a pixel array 300, which is driven by 
Each column is SuccessivelY selected for read-out by on-chip electronics. Timing and control circuit 302 drives 
turning on column selection p-channel transistors (“CS”) row electronics 310, and column electronics 320, 
130. The p-channel source-followers 122,124 in the column The control circuits can command read-out of any area of 
respectively drive the signal (SIG) and horizontal reset 30 interest within the array. Row decoder 312 controls row 
(RST) bus lines. These lines are haded by P-channel load drivers 314 which can select a certain row for readout. A 
transistors which can be sent directly to a pad for off-chip specific row is selected by entry of a row value 316 which 
drive, or can be buffered. is output from timing and control 302. Row value 316 is 
Noise in the sensor is preferably suppressed by the stored in latch 318 which drives counter 319. Counter 319 
above-described correlated double sampling (“CDS”) 35 can allow selection of subsequent rows that follow the 
between the pixel output just after reset, before and after current row. Similarly, columns can be selected and accessed 
signal charge transfer to FD as described above. The CDS by latches 322, counter 324, decoder 326 and column signal 
suppresses kTC noise from pixel reset, suppresses lif noise conditioning 328. 
from the in-pixel source follower, and suppresses fixed Each of the decoder counters can be preset to start and 
pattern noise (FPN) originating from pixel-to-pixel variation 40 stop at any value that has been loaded into the chip via the 
in source follower threshold voltage. 8-bit data bus 330. Therefore, as described above, selection 
of a row commands pixels in that row to be transferred to the 
reintroduced by sampling the signal onto the capacitors 114, appropriate row decoding elements, e.g., capacitors. Prefer- 
ably there is one capacitor associated with each column. 
arrays is of the order of 14&170 45 This provides for the sequential readout of rows using the 
column. The capacitors are preferably included within the 
column signal conditioner 328. Column decoders 326 also 
allow selection of only a certain column to be read. There are 
two parts of each column selection: where to start reading, 
~ ~ ~ i ~ ~ l  biasing for each column’s source-~o~~ower is 10 50 and where to stop reading. Preferably the operation is carried 
out using counters and registers. A binary up-counter within 
the decoder 326 is Preset to the start value. APreset number 
of rows is used by loading the 2’s compliment. The up 
counter then counts up 
An alternate loading command is provided using the 
DEFAULT LOAD input line 332. Activation of this line 
forces all counters to a readout window of 128x128. 
A programmable integration time is set by adjusting the 
where n is number of columns, I is the load transistor bias, delay between the end of one frame and the beginning of the 
V is the supply voltage, and d is the duty cycle. Using 60 next. This parameter is set by loading a 32-bit latch via the 
n=512, I=pA, V=5V and d=10%, a value for Ps of 2.5 input data bus 330. A 32-bit counter operates from one- 
mW is obtained. fourth the clock input frequency and is preset at each frame 
A load current of 1 mA or more is needed to drive the from the latch. The counter can hence provide vary large 
horizontal bus lines at the video scan rate. The power integration delays. The input clock can be any frequency up 
dissipated is typically 5 mW. 65 to about 10 MHZ. The pixel readout rate is tied to one-fourth 
Quantum efficiency measured in this CMOS APS array is the clock rate. Thus, frame rate is determined by the clock 
similar to that for interline CCDs. A typical response curve frequency, the window settings, and the delay integration 
by the photogate. 
Thus, despite a factor Of 25%-30%3 the 
pixels On a ‘Ow are processed simultaneously The analog outputs VS-out (signal) and VR-out (reset) 
The column-parallel process typically and READ, Most of the inputs to the chip are asynchronous 
The inventors found, however, that kTC noise may be 
118 at the bottom of the column. Typical output noise 
measured in CMOS 
pv/e-, corresponding to noise of the order of 13-25 elec- 
trans r.m.s. This is similar to noise obtained in most corn- 
mercial CCDs, through scientific CCDs have been reported 
with read noise in the 3-5 electrons rms. 
p ~ ,  This permits charging of the sampling capacitors in the 
allotted time. The source-followers can then be turned off by 
cutting the voltage on each load transistor. 
The sampling average power dissipation P, corresponds 
to: 
an Overflow. 
ss 
P,=nIVd 
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time. The integration time is therefore equal to the delay 
time and the readout time for a 2.5 MHZ clock. The 
maximum delay time is 232/2.5 MHZ, or around 28 minutes. 
These values therefore easily allow obtaining a 30 Hz frame. 
The timing and control circuit controls the phase genera- 
tion to generate the sequences for accessing the rows. The 
sequences must occur in a specified order. However, differ- 
ent sequences are used for different modes of operation. The 
system is selectable between the photodiode mode of opera- 
tion and the photogate mode of operation. The timing 
diagrams for the two gates are respectively shown in FIGS. 
4a and 4b. FIG. 4a shows an operation to operate in the 
photogate mode and FIG. 4b shows operating in the photo- 
diode mode. These different timing diagrams show that 
different column operations are possible. Conceptually this 
is done as follows. Column fixed pattern noise is based on 
differences in source follower thresholds between the dif- 
ferent transistors. For example, if the base bias on a tran- 
sistor is V1, the output is V1 plus the threshold. 
The column signal conditioning circuitry contains a 
double-delta sampling fixed pattern noise (“FPN’) suppres- 
sion stage that reduces FPN to below 0.2% sat with a random 
distribution. Since the APS is formed of a logic family that 
is compatible with CMOS, e.g., NMOS, the circuitry can be 
formed of CMOS. This allows power dissipation in the 
timing and control digital circuitry to be minimized and to 
scale with clock rate. 
An active pixel sensor includes both a photodetector and 
the readout amplifier integrated within the same substrate as 
the light collecting device, e.g., the photodiode. The readout 
amplifier is preferably within and/or associated with a pixel. 
Afirst embodiment of the present invention is a 128x128 
CMOS photodiode type active pixel sensor that includes on 
chip timing, control and signal train electronics. A more 
detailed drawing of the chip is shown in FIG. 5 .  Asynchro- 
nous digital signals are converted by this chip to VS and VR 
analog outputs which are used to run the chip. 
Pixel portion 500 includes a photodiode 502 which stores 
incident photons under photogate 504. The photons are 
integrated as electrons within the photogate well. The output 
is buffered by follower 508. 
The rows are arranged into an array. A particular row is 
selected by the row transistor 514. This allows the informa- 
tion from within the selected pixel 500 to be passed to the 
column decoder circuitry. Reset transistor 530 is connected 
to a sink 532. Reset transistor is biased to a low potential 
level to allow all charge to bleed to sink 532, and hence hold 
the stored charge in reset. The system is removed from reset 
by biasing the gate to a level as shown. This level is less than 
a highest possible potential to thereby allow charge which 
accumulates above that level to pass to sink 532. Hence, the 
charge cannot overflow in an undesired way. This suppresses 
the blooming effect. 
The depicted photogate system is driven according to the 
readout sequence shown in FIG. 6. A row is selected by 
activating row selecting transistor 514. The cycle begins by 
sampling the signal present on each column pixel in that 
row. Sampling is initiated by biasing transistor 526 to place 
the signal from each column pixel in the row onto the 
holding capacitor 510. 
After the current pixel value has been transferred to the 
capacitor 510, the pixel in the row is reset by biasing reset 
transistor to a low level, to photodiode 502 to the preset 
voltage sink 532. 
Correlated double sampling is effected by sampling the 
reset value, as a reset level, onto the holding capacitor 512. 
This is done by activating the reset transistor 516. 
6 
The voltage value of the reset branch of the column circuit 
is given by 
v c o l ~ ~ ~ f i ~ ~ ~ v p d ~ ~ v ~ p ~ ~ ~ v ~ ~ ~ l ~  
5 
Where a is the gain of the pixel source follower 508, fl is 
the gain of the column source follower 526, and Vpdr is 
the voltage on the photodiode after reset, Vp, is the 
threshold voltage of the pixel source follower and 
channel transistor, and Vtcolr is the threshold voltage of 
the column source follower p-channel transistor. 
Using similar reasoning, the output voltage of the signal 
branch of the column circuit is 
1s v c o l ~ S ~ f i ~ ~ ~ v p d ~ ~ v ~ p ~ ~ ~ v ~ ~ ~ l ~ ~  
where Vpds is the voltage on the photodiode with the 
signal charge present and Vtcols is the threshold voltage 
of the column source-follower p-channel transistor. 
The inventors have found experimentally that the peak- 
to-peak variation Vtcolr-Vtcols is typically between 10 and 
20 millivolts. This, however, is a source of column to 
column fixed pattern noise. The inventors herein suggest a 
double delta sampling technique to eliminate this column to 
column noise. The present approach represents an improved 
version of the previously-described double delta sampling 
circuitry. The operation proceeds as follows. A column is 
first selected. After a settling time equivalent to half of the 
column selection period, a special double delta sampling 
3o technique is performed to remove the column fixed pattern 
noise. Therefore, the varying thresholds on the different 
transistors cause varying outputs. According to this aspect, 
the threshold outputs of these transistors are equalized using 
a capacitor to equalize the charge. The capacitor is applied 
3s with the charge before and after the voltage change. 
Therefore, the output of the capacitor represents the differ- 
ence between before and after, and the fixed pattern noise 
component drops out of the equation. 
This system uses a DDS switch 520 and first and second 
column select switches 522, 524 to short across the respec- 
tive capacitors. All three switches are turned on to short 
across the two sample and hold capacitors 510. This clamp 
operation is shown in line 8 of FIG. 6. 
Prior to the DDS operation, the reset and signal column 
components, Vcol-R and Vcol-S include their signal val- 
ues plus a source follower voltage threshold component 
from the appropriate source follower. The object of the 
special following circuit of the present invention is to 
remove that source follower threshold component. The 
operation proceeds as follows. Prior to the beginning of 
some operation, the capacitors are precharged through 
clamp transistors to a clamp voltage Vel. This is maintained 
by turning on clamp transistors 550 and 552 to connect the 
appropriate capacitors to the voltage Vel. The clamp opera- 
ss tion is shown on line 8 of FIG. 6. Immediately after the 
clamp is released, the DDS transistors 520,522 and 524 are 
turned on. This has the effect of shorting across the capaci- 
tors 510 and 512. When the transistors are shorted, the 
voltage that is applied to the output drivers 554,556 includes 
only the voltage threshold component. The differential 
amplification of the voltage render the output voltage free of 
the voltage threshold component. Mathematically, prior to 
clamp being deactivated, the output signals are: 
20 
2s 
40 . 
4s 
so 
60 
I/R_OUT-y( V,, Vzr) 
65 
and 
VS_OUT-fi(VCl- Kx) 
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where y is the gain of the third stage source-follower, V,, VS-OUT (signal) and VR-OUT (reset), and digital outputs 
is the clamp voltage, and V, and V, are the threshold of FRAME and READ. The inputs to the chip are asynchro- 
voltages of the third stage source-follower n-channel nous digital signals. The chip includes addressing circuitry 
transistors, reset and signal branch respectively. Deac- allowing readout of any area of interest within the 256x256 
tivation of the clamp circuit and simultaneous activa- s array. The decoder includes counters that are preset to start 
tion of the DDS switch causes several changes. The and stop at any value that has been loaded into the chip via 
voltages in the two column branch sampling circuits the 8-bit data bus. An alternate loading command is provided 
equalize becoming: using the DEFAULT input line. Activation of this line forces 
all counters to a readout window of 256x256. 
A programmable integration time is set by adjusting the v=~=v=,=a[vpd~-v*p:,,+v~~-~p,,yz i o  
delay between the end of one frame and the beginning of the 
input data bus. A32-bit counter operates from one-fourth the 
clock input frequency and is preset at each frame from the 
is latch. This counter allows forming very large integration 
delays. The input clock can be any frequency up to about 10 
MHZ. The pixel readout rate is tied to one fourth the clock 
rate. Thus, frame rate is determined by the clock frequency, 
the window settings, and the delay integration time. A30 HZ 
The chip is idle when the RUN command is deactivated. 
This is the recommended time for setting the operating 
parameters. However, these parameters can be set at any 
time because of the asynchronous nature of operation. When 
zs RUN is activated, the chip begins continuous readout of 
frames based on the parameters loaded in the control reg- 
isters. When RUN is deactivated, the frame in progress runs 
to completion and then stops. 
The 256x256 CMOS APS uses a system having a similar 
30 block diagram to those described previously. The pixel unit 
cell has a photogate (PG), a source-follower input transistor, 
a row selection transistor and a reset transistor. A load 
When the outputs are differentially amplified off-chip, the transistor VLN and two output branches to store the reset 
clamp voltage vCl  is removed, leaving only the and signal levels are located at the bottom of each column 
difference between signal and reset. The net differential 35 of Pixels. Each branch has a sample and hold capacitor (cs 
output voltage is given by: or CR) with a sampling switch (SHS or SHR) and a 
source-follower with a column-selection switch (COL). The 
reset and signal levels are read out differentially, allowing 
correlated double sampling to suppress l if  noise and fixed 
Adouble delta sampling (DDS) circuit shorts the sampled 
This in a change in vcO1-s and Vcol-R to: next, This parameter is set by loading a 32-bit latch via the 
v c 0 1 ~ R ’ ~ ~ ~ a ~ v ~ ~ ~ 1 / , ~ ~ ~ v p d ~ ~ v ~ p ~ ~ ~ 2 ~ 1 / , ~ ~ ~ ~ ~  
and 
v c O 1 ~ ~ ’ ~ ~ ~ a ~ v ~ ~ ~ v ~ p ~ ~ v p d ~ ~ v ~ p ~ ~ ~ z ~ v ~ ~ ~ ~ ~ ~  
Consequently, the voltage outputs change to: 
20 frame rate can be achieved without difficulty. 
I/R_OUT-y( V,, Vco1R’- V c o l R -  Vzr) 
and 
VS_OUT-y ( Vc,- VcolLS ’- Vcol_S-Vzx) 
We note 
vcol_S’-vcol_S=~{ a[ vpdx-v,,yz} 
and 
Vco1R’- VcolR=fi{ a[ Vdr- VPdJZ} 
K’_OUT-VS_OUT=C$~( Vpdr-Vpds=Vconsr) 
FIG. 7 shows the layout of the pixel for 128x128 array 40 pattern noise (not kTC noise) from the pixel. 
size device. This system formed a 19.2 micron pixel size 
using 1.2 ium n-well CMOS. The maximum clock rate is 10 signals during the readout cycle reducing column fixed 
MHZ, the maximum pixel rate is 2.5 MHZ and maximum pattern noise. These readout circuits are common to an entire 
integration delay is 1 . 6 ~ 1 0 ~  clock periods. column of pixels. The load transistors of the second set of 
A second embodiment uses similar design techniques to 4s source followers (VLP) and the subsequent clamp circuits 
produce a 256x256 array size. This embodiment also uses a and output source followers are common to the entire array. 
pixel with a photogate imaging element along with four After a row has been selected, each pixel is reset (RESET) 
transistors to perform the functions of readout, selection, and and the reset value is sampled (SHR) onto the holding 
reset. Readout is preferably achieved using a column parallel capacitor CR. Next, the charge under each photogate in the 
architecture which is multiplexed one row at a time and then 50 row is transferred to the floating diffusion (FD). This is 
one column at a time through an on-chip amplifierbuffer. An followed by sampling this level (SHS) onto holding capaci- 
important part of this embodiment, like the first tor CS. These signals are then placed on the output data bus 
embodiment, is the use of a chip common logic elements to by the column select circuitry. In the Photodiode mode this 
control row and address decoders and delay counters. process, is reversed; first the charge under the photogate is 
This embodiment allows use in three modes of operation: ss read out and then the reset level is sampled. This non- 
Photogate mode, photodiode mode and differencing mode. correlated double sampling mode would be primarily used 
The photogate mode is the standard mode for this chip. The with a photodiode, i.e., non active pixel sensor, pixel. 
photodiode mode alters the readout timing to be similar to In the differencing mode, the capacitors CS and CR are 
that for photodiode operation. The differencing mode alters used to store the signal from the previous frame and the 
the readout timing in such a way that the value of each pixel 60 current frame. This is achieved by altering the timing in the 
output is the difference between the current frame and the following way: Rather than starting with a reset operation, 
previous frame. The chip inputs that are required are a single the signal on the floating diffusion is read out to one of the 
+5 V power supply, start command, and parallel data load sample and hold capacitors. This represents the previous 
commands for defining integration time and windowing pixel value. The reset is then performed followed by a 
parameters. The output has two differential analog channels. 6s normal read operation. This value is then stored on the other 
The second embodiment uses the block diagram of the sample and hold capacitor. The difference between these two 
chip architecture shown in FIG. 8. The analog outputs of signals is now the frame to frame difference. 
US 6,549,235 B3 
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A simplified expression for the output of the reset branch 
of the column circuit is given by: 
Vcol_R=B{a[ w- v*pcxl- v,,,,,}
where a is the gain of the pixel source-follower, fl is the 
gain of the column source-follower, Vr is the voltage on 
the floating diffusion after reset, V, in is the threshold 
voltage of the pixel source-fofiower n-channel 
transistor, and Vtcolr is the threshold voltage of the 
column source-follower p-channel transistor. Similarly, 
the output voltage of the signal branch of the column 
circuit is given by: 
vcol_s=B{a[v,v*p:,,,l-v,,,,} 
where V, is the voltage on the floating diffusion with the 
signal charge present and Vtcols is the threshold voltage 
of the column source-follower p-channel transistor. 
Experimentally, the peak to peak variation in Vtcolr- 
Vtcol is typically l e 2 0  mV. It is desirable to remove 
this source of column-to-column fixed pattern noise 
FPN. JPL has previously developed a double delta 
sampling (DDS) technique to eliminate the column-to- 
column FPN. This approach represented an improved 
version of the DDS circuitry. 
Sequential readout of each column is as follows. First a 
column is selected. After a settling time equivalent to 
one-half the column selection period, the DDS is performed 
to remove column fixed pattern noise. In this operation, a 
DDS switch and two column selection switches on either 
side are used to short the two sample and hold capacitors CS 
and CR. Prior to the DDS operation the reset and signal 
outputs (VcolLR and VCOL_S) contain their respective 
signal values plus a source follower voltage threshold com- 
ponent. The DDS switch is activated immediately after 
CLAMP is turned off. The result is a difference voltage 
coupled to the output drivers (VRLOUT and VSLOUT) that 
is free of the voltage threshold component. 
This chip uses a similar pixel cell to that shown in FIG. 
5 .  FIG. 9 shows the layout of the pixel cell. PG and RESET 
are routed horizontally in polysilicon while the pixel output 
is routed vertically in metall. Metal2 was routed within the 
pixel for row selection. Metal2 was also used as a light 
shield and covers most of the active area outside of the pixel 
array. The designed fill factor of the pixel is approximately 
21%. 
According to another feature, a logo can be formed on the 
acquired image by using a light blocking metal light shield. 
The light shield is formed to cover certain pixels in the shape 
of the logo to be applied. This blocks out those underlying 
pixels in the array, thereby forming a logo in the shape of the 
blocked pixels. 
The output saturation level of the sensor is 800 mv when 
operated from a 5 V supply. Saturation is determined by the 
difference between the reset level on the floating diffusion 
node (e.g. 3 V) and the minimum voltage allowed on the 
pixel source follower gate (e.g. threshold voltage of approx. 
0.8 volts). This corresponds to a full well of approximately 
75,000 electrons. This can be increased by operating at a 
larger supply voltage, gaining about 47,000 e- per supply 
volt. 
Dark current was measured at less than 500 pA/cm2. 
Conversion gain @Vie-) was obtained per pixel by plot- 
ting the variance in pixel output as a function of mean signal 
for flat field exposure. The fixed pattern noise arising from 
dispersion in conversion gain was under 1%-similar to the 
value found in CCDs and consistent with the well-controlled 
gain of a source-follower buffer. 
10 
The quantum efficiency of the detector was measured 
using a CVI % m monochromator and a tungstenihalogen 
light source, calibrated using a photodiode traceable to NIST 
standards. 
What is claimed is: 
1. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of active pixel type photoreceptors, 
where each element of the array includes both a pho- 
toreceptor and a readout amplifier integrated within the 
same substrate as the photoreceptor; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, and further comprising double sam- 
pling charge storage elements on said substrate. 
2. A camera device as in claim 1, wherein said timing 
circuit includes a timer for first sampling a reset level on a 
first of said charge storage elements, and then for second 
sampling a signal level on a second of said charge storage 
30 elements. 
3s 
40 
4s 
so 
5s 
3. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of active pixel type photoreceptors, 
where each element of the array includes both a pho- 
toreceptor and a readout amplifier integrated within the 
same substrate as the photoreceptor; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, wherein said array of photoreceptors 
are controlled to output an entire row of said photore- 
ceptors substantially simultaneously; and 
a plurality of double sampling charge storage elements 
integrated on said substrate; one for each of said 
columns. 
4. A camera device as in claim 3, wherein said timing 
circuit includes a timer for first sampling all reset levels in 
a specific column on first charge storage elements, and then 
for second sampling all signal levels on second charge 
storage elements. 
6o 5 .  A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of active pixel type photoreceptors, 
where each element of the array includes both a pho- 
65 
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toreceptor and a readout amplifier integrated within the 
same substrate as the photoreceptor; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, 
said control portion also including, integrated in said 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
column decoder counters, which are preset to start and 
stop at any desired value. 
9. A camera device as in claim 8, further comprising an 
input data bus, connected to the camera device, values on 
s said data bus being used to preset said start and stop column 
decoder counters. 
substrate, a timing circuit integrated within the same lo. A sing1e device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
photoreceptors, wherein said signal controlling device 
includes a column selector allowing selection of a 
desired colum for read out, and a row selector which 
allows selection of a desired row fro readout. 
6. A camera device as in claim 5, wherein said row 
selector includes a latch element, storing a value for a row 
to be selected, and a counter, allowing incrementing of said 
value to read a next consecutive row, said latch element and 
said counter both being integrated in said substrate. 
7. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, in a way such that at 
least a plurality of said photoreceptors output their 
signals at substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, 
wherein said signal controlling device includes a column 
selector allowing selection of a desired column for read 
out, and a row selector which allows selection of a 
desired row for readout, 
wherein said row selector includes a latch element, stor- 
ing a value for a row to be selected, and a counter, 
allowing incrementing of said value to read a next 
consecutive row, said latch element and said counter 
both being integrated on said substrate. 
8. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, in a way such that at 
least a plurality of said photoreeptors output their 
signals at substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, wherein said signal controlling device 
includes a column selector allowing selection of a 
desired column for read out, and a row selector which 
allows selection of a desired row for readout, wherein 
said colum selector includes presettable start and stop 
10 formkd using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, in a way such that at 
least a plurality of said photoreceptors output their 
signals at substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, further comprising a mode selector 
device, selecting a mode of operation of said chip, 
wherein said photoreceptors are either photogates or 
photodiodes, and said mode selector device selects a 
first mode of operation for operation with photogates, 
and second mode of operation, different that said first 
mode of operation, for operation with photodiodes. 
11. A camera device as in claim 10, further comprising a 
differencing mode which alters readout timing in such a way 
that the value of each pixel output represents a difference 
between a current frame and a previous frame. 
12. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, in a way such that at 
least a plurality of said photoreceptors output their 
signals at substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, and 
further comprising a correlated double sampling circuit. 
13. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, in a way such that at 
least a plurality of said photoreceptors output their 
signals at substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
2o 
25 
30 
35 
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substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, 
wherein said timing circuit controls readout from said 
14. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 1~ 
ceptors to output their signals, in a way such that a least 
a plurality of said photoreceptors output their signals at 
substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 20 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, 
wherein said timing circuit allows changing an integration 
15. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 35 
ceptors to output their signals, in a way such that at 
least a plurality of said photoreceptors output their 
signals at substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 40 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, and 
further comprising fixed pattern noise reduction circuits, 
on said substrate. 4s 
16. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- ss 
ceptors to output their signals, in a way such that at 
least a plurality of said photoreceptors output their 
signals at substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 60 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, further comprising a noise reduction 
circuit, 
wherein said timing circuit times an operation of said 65 
noise reduction circuit to occur during a time of the 
video signal which is not being displayed. 
chip in a correlated double sampling mode. 5 
10 
time for said array of photoreceptors. 2s 
30 
so 
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17. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, in a way such that a least 
a plurality of said photoreceptors output their signals at 
substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, and a noise reduction circuit. 
18. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, in a way such that at 
least a plurality of said photoreceptors output their 
signals at substantially the same time, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, further comprising a mode selector 
device, selecting a mode of operation of said chip, 
wherein said photoreceptors are either photogates or 
photodiodes, and said mode selector device selects a 
first mode of operation for operation with photogates, 
and second mode of operation, different that said first 
mode of operation, for operation with photodiodes. 
19. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, and including a preset 
buffer, allowing present of at least one of a start address 
for output or a stop address for output; 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of photore- 
ceptors. 
20. A camera device as in claim 19, wherein said signal 
controlling device includes a column-parallel read out 
device, which reads out a row of said photoreceptors at 
substantially the same time. 
21. A camera device as in claim 20, wherein said signal 
controlling device includes a column selector allowing 
selection of a desired column for read out, and a row selector 
which allows selection of a desired row for readout. 
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22. Acamera device as in claim 19, further comprising an 
input data bus, connected to the camera device, values on 
said data bus being used to preset said start and stop values. 
23. A camera device as in claim 19, wherein said photo- 
receptors are photodiodes. 
24. A camera device as in claim 19, wherein said photo- 
receptors are photogates. 
25. A camera device as in claim 19, wherein said photo- 
receptors are either photogates or photodiodes, further com- 
prising a mode selector device which selects a first mode of 
operation for operation with photogates, and a second mode 
of operation, different than said first mode of operation, for 
operation with photodiodes. 
26. A camera device as in claim 25, further comprising a 
differencing mode which alters readout timing in such a way 
that the value of each pixel output represents a difference 
between a current frame and a previous frame. 
correlated double sampling circuit integrated on the chip. 
28. A camera device as in claim 19, wherein said timing 
circuit controls readout from said chip in a correlated double 20 
sampling mode. 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, and including a preset 
buffer, allowing preset of at least one of a start address 
for output or a stop address for output; 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, and a noise reduction circuit. 
33. A camera device as in claim 32, wherein said timing 
circuit times an operation of said noise reduction circuit to 
occur during a tirne of the video signal which is not being 
displayed, 
s 
34. A single chip camera device, comprising: 
27. A camera device as in claim 19, further comprising a a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 29. A single chip camera device, comprising: 
including an array of photoreceptors; a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are said control portion integrated in said substrate including 
formed using a logic family that is compatible with 2s a signal controlling device, controlling said photore- 
CMOS; ceptors to output their signals, 
including an array of photoreceptors; substrate, a timing circuit integrated within the same 
said control portion integrated in said substrate including substrate that houses the array of photoreceptors, con- 
a signal controlling device, controlling said photore- 30 trolling a timing of operation of said array of photore- 
ceptors to output their signals, and including a preset ceptors in a first mode or in a second mode, depending 
buffer, allowing preset of at least one of a start address on a type of photoreceptor being used. 
for output or a stop address for output; 35. A camera device as in claim 34, wherein said photo- 
said control portion also including, integrated in said receptor is one of a photodiode or a photogate, and said array 
substrate, a timing circuit integrated within the same 3s is controlled into said first mode for said photogate and in 
substrate that houses the array of photoreceptors, con- said second mode for said photodiode. 
trolling a timing of operation of said array of 36. A camera device as in claim 35, further comprising a 
photoreceptors, wherein said array of photoreceptors correlated double sampling circuit, 
includes an active pixel sensor, where each element of 37, A camera device as in claim 35, further comprising a 
the array includes both a PhotorecePtor and a readout 4o differencing mode which alters readout timing in such a way 
amplifier integrated within the Same substrate as the that the value of each pixel output represents a difference 
photoreceptor. between a current frame and a previous frame. 
30. A camera device as in claim 29, wherein said readout 38, A camera device as in claim 35, wherein said timing 
amplifier is preferably within and/or associated with one circuit allows changing an integration tirne for said array of 
element of the array. 
39. A camera device as in claim 38, wherein said timing 
circuit times an operation of said noise reduction circuit to 
occur during a time of the video signal which is not being 
displayed. 
40. Acamera device as in claim 34, wherein said array of 
photoreceptors includes an active pixel sensor, where each 
element of the array includes both a photoreceptor and a 
readout amplifier integrated within the same substrate as the 
photoreceptor. 
41. A camera device as in claim 40, wherein said readout 
amplifier is preferably within and/or associated with one 
element of the array. 
said image acquisition portion integrated in said substrate said control portion also including, integrated in said 
4s photoreceptors. 
31. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, and including a preset ss 
buffer, allowing preset of at least one of a start address 
for output or a stop address for output; 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 60 
trolling a timing of operation of said array of 
photoreceptors, and a noise reduction circuit. 
so 
42. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, 
32. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 65 
formed using a logic family that is compatible with 
CMOS; 
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said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of photore- 
ceptors in a first mode or in a second mode, depending 
on a type of photoreceptor being used, further com- 
prising a noise reduction circuit. 
43. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, 
said control portion including common logic elements to 
control row and address decoders and delay counters. 
44. A camera device as in claim 43, wherein said signal 
controlling device includes a column-parallel read out 
device, which reads out a column of said photoreceptors at 
substantially the same time. 
45. A camera device as in claim 44, further comprising a 
noise reduction circuits, on chip. 
46. A camera device as in claim 45, wherein said timing 
circuit times an operation of said noise reduction circuit to 
occur during a time of the video signal which is not being 
displayed. 
47. A camera device as in claim 45, wherein said noise 
reduction circuit is a fixed pattern noise reduction circuit. 
48. A camera device as in claim 45, wherein said noise 
reduction circuit is a column to column fixed pattern noise 
reduction circuit. 
49. A camera device as in claim 43, wherein said signal 
controlling device includes a column selector allowing 
selection of a desired row for read out, and a row selector 
which allows selection of a desired row for readout. 
50. A camera device as in claim 49 wherein said row 
selector includes a latch element, storing a value for a row 
to be selected, and a counter, allowing incrementing of said 
value to read a next consecutive row, said latch element and 
said counter both being integrated on said substrate. 
51. A camera device as in claim 49, wherein said column 
selector includes presettable start and stop column decoder 
counters, which are preset to start and stop at any desired 
value. 
52. Acamera device as in claim 51, further comprising an 
input data bus, connected to the camera device, values on 
said data bus being used to preset said start and stop column 
decoder counters. 
53. A camera device as in claim 43, wherein said array of 
photoreceptors includes an active pixel sensor, where each 
element of the array includes both a photoreceptor and a 
readout amplifier integrated within the same substrate as the 
photoreceptor. 
54. A camera device as in claim 53, wherein said readout 
amplifier is preferably within and/or associated with one 
element of the array. 
55. A camera device as in claim 53, wherein said photo- 
receptors are photodiodes. 
18 
56. A camera device as in claim 53 wherein said photo- 
receptors are photogates. 
57. A camera device as in claim 43, further comprising a 
correlated double sampling circuit. 
58. A camera device as in claim 43, wherein said timing 
circuit controls readout from said chip in a correlated double 
sampling mode. 
s 
59. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, 
said control portion including common logic elements to 
control row and address decoders and delay counters, 
further comprising a mode selector device, selecting a 
mode of operation of said chip. 
60. A camera device as in claim 59, wherein said photo- 
receptors are either photogates or photodiodes, and said 
30 mode selector device selects a first mode of operation for 
operation with photogates, and a second mode of operation, 
different than said first mode of operation, for operation with 
photodiodes. 
61. A camera device as in claim 60, further comprising a 
3s differencing mode which alters readout timing in such a way 
that the value of each pixel output represents a difference 
between a current frame and a previous frame. 
10 
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62. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, and including a preset 
buffer, allowing preset of at least one of a start address 
for output or a stop address for output; 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, wherein said timing circuit allows 
changing an integration time for said array of photo- 
receptors. 
63. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors arranged in row 
and columns; 
a charge storage element, associated with each said col- 
umns; 
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said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 5 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of photore- 
ceptors; 
said control portion including common logic elements to 
control all pixels on a selected row to sample said all lo 
pixels onto said charge storage elements substantially 
simultaneously, further comprising a mode selector 
device, selecting a mode of operation of said chip. 
64. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
1s 
said image acquisition portion integrated in said substrate 2o 
including an array of photoreceptors arranged in rows prising: 
20 
65. A single chip camera device, comprising: 
a substrate, having integrated thereon an image acquisi- 
tion portion and a control portion, both of which are 
formed using a logic family that is compatible with 
CMOS; 
said image acquisition portion integrated in said substrate 
including an array of photoreceptors; 
said control portion integrated in said substrate including 
a signal controlling device, controlling said photore- 
ceptors to output their signals, and including a preset 
buffer, allowing preset of at least one of a start address 
for output or a stop address for output; 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 
trolling a timing of operation of said array of 
photoreceptors, wherein said timing circuit allows 
changing an integration time for said array of photo- 
receptors. 
66. A method of controlling a single chip camera, com- 
and columns; 
a charge storage element, associated with each said 
colum; 
said control portion integrated in said substrate including 2s 
a signal controlling device, controlling said photore- 
ceptors to output their signals, 
said control portion also including, integrated in said 
substrate, a timing circuit integrated within the same 
substrate that houses the array of photoreceptors, con- 30 
trolling a timing of operation of said array of 
photoreceptors, 
said control portion including common logic elements to 
control all pixels on a selected row to sample said all 3s 
pixels onto said charge storage elements substantially 
simultaneously, 
wherein said photoreceptors are either photogates or 
photodiodes, and said mode selector device selects a 
first mode of operation for operation with photogates, 4o 
and a second mode of operation, different than said first 
mode of operation, for operation with photodiodes. 
integrating, on a single substrate, an image acquisition 
portion and a control portion, both of which are formed 
using a logic family that is compatible with CMOS, 
said image acquisition portion integrated in said sub- 
strate including an array of photoreceptors, and a signal 
controlling device, controlling said photoreceptors and 
a timing circuit integrated within the same substrate 
that houses the array of photoreceptors, controlling a 
timing of operation of said array of photoreceptors; 
determining a first mode of operation for said photore- 
ceptors being photogates, and a second mode of opera- 
tion for said photoreceptors being photodiodes; 
using said on-chip timing and control circuit to control 
sequences for accessing rows in a specified order 
depending on said mode of operation, using a first 
sequence for said first mode of operation for 
photogates, and a second mode of operation for said 
second mode for photodiodes, a timing for said first 
mode being different than a timing for said second 
mode. 
* * * * *  
